PROJECT OVERVIEW

CPU design on an FPGA

Translated instruction-set requirements into an ALU, registers, instruction decoding and finite-state control in synthesizable VHDL. Created testbenches and analysed waveforms in ModelSim; used Quartus II for synthesis, implementation, pin assignment and JTAG programming.